Ð þíz8D(6 fragment@0/__overlay__backlight pwm-backlightÿÿÿÿ$ÿÿÿÿa¨)regulator-cam-afvdd-2v8 regulator-fixed 16*¹€N*¹€fcam-afvdd-2v8uregulator-cam-avdd-2v8 regulator-fixed 16*¹€N*¹€ fcam-avdd-2v8uregulator-cam-dovdd-1v8 regulator-fixed 16w@Nw@fcam-dovdd-1v8uregulator-cam-dvdd-1v2 regulator-fixed€ 16O€NO€ fcam-dvdd-1v2uÿÿÿÿregulator-vcc1v8-video regulator-fixed“§6w@Nw@ fvcc1v8-videouÿÿÿÿ)regulator-vcc2v8-video regulator-fixed“§6*¹€N*¹€ fvcc2v8-videouÿÿÿÿ)video-adapter-leds gpio-ledsvideo-adapter-led¹ ¿Åvideo-adapter-ledËnonefragment@1áÿÿÿÿ__overlay__è÷€touchscreen@14 goodix,gt911ÿÿÿÿ( 3ÿÿÿÿ=Gdefault Uaoÿÿÿÿgpio@27 nxp,pca9670'|Œ=Gdefault Uÿÿÿÿ)fragment@2áÿÿÿÿ__overlay__è÷˜okaypanel@0 leadtek,ltk050h3148wŸ© U¶portendpointÁ)fragment@3áÿÿÿÿ__overlay__endpointÁ)fragment@4áÿÿÿÿ__overlay__pca9670pca9670-resetnÑÿÿÿÿ)touchtouch-intÑÿÿÿÿ)__fixups__1ß/fragment@0/__overlay__/backlight:power-supply:0)æ/fragment@0/__overlay__/backlight:pwms:0êë/fragment@0/__overlay__/regulator-cam-dvdd-1v2:vin-supply:0/fragment@0/__overlay__/regulator-vcc1v8-video:vin-supply:0/fragment@0/__overlay__/regulator-vcc2v8-video:vin-supply:0/fragment@1/__overlay__/touchscreen@14:VDDIO-supply:0ü/fragment@1:target:0m/fragment@1/__overlay__/touchscreen@14:interrupt-parent:0/fragment@1/__overlay__/touchscreen@14:irq-gpios:0./fragment@1/__overlay__/gpio@27:reset-gpios:0 /fragment@2:target:0/fragment@3:target:0/fragment@4:target:0y'/fragment@4/__overlay__/pca9670/pca9670-resetn:rockchip,pins:12/fragment@4/__overlay__/touch/touch-int:rockchip,pins:12__local_fixups__fragment@0__overlay__regulator-cam-afvdd-2v81uregulator-cam-avdd-2v81uregulator-cam-dovdd-1v81uregulator-cam-dvdd-1v21video-adapter-ledsvideo-adapter-led¿fragment@1__overlay__touchscreen@14=Uagpio@27=fragment@2__overlay__panel@0Ÿ©U¶portendpointÁfragment@3__overlay__endpointÁ target-pathcompatiblepower-supplypwmsphandlegpioregulator-max-microvoltregulator-min-microvoltregulator-namevin-supplyenable-active-highregulator-always-onregulator-boot-oncolorgpioslabellinux,default-triggertarget#address-cells#size-cellsclock-frequencyreginterrupt-parentinterruptsirq-gpiospinctrl-0pinctrl-namesreset-gpiosAVDD28-supplyVDDIO-supplygpio-controller#gpio-cellsstatusbacklightiovcc-supplyvci-supplyremote-endpointrockchip,pinsdc_12vpwm0vcc3v3_baseboardi2c1gpio1gpio4mipi_dsimipi_outpinctrlpcfg_pull_none