rte_ecpri.h

/* SPDX-License-Identifier: BSD-3-Clause
 * Copyright 2020 Mellanox Technologies, Ltd
 */

#ifndef _RTE_ECPRI_H_
#define _RTE_ECPRI_H_

#include <stdint.h>
#include <rte_byteorder.h>

#ifdef __cplusplus
extern "C" {
#endif

/*
 * eCPRI Protocol Revision 1.0, 1.1, 1.2, 2.0: 0001b
 * Other values are reserved for future
 */
#define RTE_ECPRI_REV_UP_TO_20      1

/*
 * eCPRI message types in specifications
 * IWF* types will only be supported from rev.2
 * 12-63: Reserved for future revision
 * 64-255: Vendor Specific
 */
#define RTE_ECPRI_MSG_TYPE_IQ_DATA  0
#define RTE_ECPRI_MSG_TYPE_BIT_SEQ  1
#define RTE_ECPRI_MSG_TYPE_RTC_CTRL 2
#define RTE_ECPRI_MSG_TYPE_GEN_DATA 3
#define RTE_ECPRI_MSG_TYPE_RM_ACC   4
#define RTE_ECPRI_MSG_TYPE_DLY_MSR  5
#define RTE_ECPRI_MSG_TYPE_RMT_RST  6
#define RTE_ECPRI_MSG_TYPE_EVT_IND  7
#define RTE_ECPRI_MSG_TYPE_IWF_UP   8
#define RTE_ECPRI_MSG_TYPE_IWF_OPT  9
#define RTE_ECPRI_MSG_TYPE_IWF_MAP  10
#define RTE_ECPRI_MSG_TYPE_IWF_DCTRL    11

/*
 * Event Type of Message Type #7: Event Indication
 * 0x00: Fault(s) Indication
 * 0x01: Fault(s) Indication Acknowledge
 * 0x02: Notification(s) Indication
 * 0x03: Synchronization Request
 * 0x04: Synchronization Acknowledge
 * 0x05: Synchronization End Indication
 * 0x06...0xFF: Reserved
 */
#define RTE_ECPRI_EVT_IND_FAULT_IND 0x00
#define RTE_ECPRI_EVT_IND_FAULT_ACK 0x01
#define RTE_ECPRI_EVT_IND_NTFY_IND  0x02
#define RTE_ECPRI_EVT_IND_SYNC_REQ  0x03
#define RTE_ECPRI_EVT_IND_SYNC_ACK  0x04
#define RTE_ECPRI_EVT_IND_SYNC_END  0x05

RTE_STD_C11
struct rte_ecpri_common_hdr {
    union {
        rte_be32_t u32;         
        struct {
#if RTE_BYTE_ORDER == RTE_LITTLE_ENDIAN
            uint32_t size:16;   
            uint32_t type:8;    
            uint32_t c:1;       
            uint32_t res:3;     
            uint32_t revision:4;    
#elif RTE_BYTE_ORDER == RTE_BIG_ENDIAN
            uint32_t revision:4;    
            uint32_t res:3;     
            uint32_t c:1;       
            uint32_t type:8;    
            uint32_t size:16;   
#endif
        };
    };
};

struct rte_ecpri_msg_iq_data {
    rte_be16_t pc_id;       
    rte_be16_t seq_id;      
};

struct rte_ecpri_msg_bit_seq {
    rte_be16_t pc_id;       
    rte_be16_t seq_id;      
};

struct rte_ecpri_msg_rtc_ctrl {
    rte_be16_t rtc_id;      
    rte_be16_t seq_id;      
};

struct rte_ecpri_msg_gen_data {
    rte_be32_t pc_id;       
    rte_be32_t seq_id;      
};

RTE_STD_C11
struct rte_ecpri_msg_rm_access {
#if RTE_BYTE_ORDER == RTE_LITTLE_ENDIAN
    uint32_t ele_id:16;     
    uint32_t rr:4;          
    uint32_t rw:4;          
    uint32_t rma_id:8;      
#elif RTE_BYTE_ORDER == RTE_BIG_ENDIAN
    uint32_t rma_id:8;      
    uint32_t rw:4;          
    uint32_t rr:4;          
    uint32_t ele_id:16;     
#endif
    uint8_t addr[6];        
    rte_be16_t length;      
};

struct rte_ecpri_msg_delay_measure {
    uint8_t msr_id;         
    uint8_t act_type;       
};

struct rte_ecpri_msg_remote_reset {
    rte_be16_t rst_id;      
    uint8_t rst_op;         
};

struct rte_ecpri_msg_event_ind {
    uint8_t evt_id;         
    uint8_t evt_type;       
    uint8_t seq;            
    uint8_t number;         
};

RTE_STD_C11
struct rte_ecpri_combined_msg_hdr {
    struct rte_ecpri_common_hdr common;
    union {
        struct rte_ecpri_msg_iq_data type0;
        struct rte_ecpri_msg_bit_seq type1;
        struct rte_ecpri_msg_rtc_ctrl type2;
        struct rte_ecpri_msg_bit_seq type3;
        struct rte_ecpri_msg_rm_access type4;
        struct rte_ecpri_msg_delay_measure type5;
        struct rte_ecpri_msg_remote_reset type6;
        struct rte_ecpri_msg_event_ind type7;
        rte_be32_t dummy[3];
    };
};

#ifdef __cplusplus
}
#endif

#endif /* _RTE_ECPRI_H_ */